

# Bias-Stress Instability in GaN Field-Effect Transistors

Jesús A. del Alamo and Alex Guo  
Microsystems Technology Laboratories  
Massachusetts Institute of Technology

## **MRS Spring Meeting**


Phoenix, AZ, April 2-6, 2018

### Acknowledgements:

- S. Warnock (MIT Lincoln Lab.), J. Franco (IMEC)
- Sponsors: MIT-MTL GaN Energy Initiative, NDSEG Fellowship




# Application space for future power electronics



Important role for GaN power electronics in future

# Favored structure: GaN MIS-HEMT


- MIS-HEMT: Metal-Insulator-Semiconductor High Electron Mobility Transistor



- High-mobility 2DEG at AlGaN/GaN interface
- Dielectric to suppress gate leakage current and increase gate swing
- On Si for low cost

# Main concern with GaN MIS-HEMTs: reliability and stability

- Si substrate  $\rightarrow$  defects in GaN
- Multiple interfaces, many trapping sites




- Uncertain electric field distribution across gate stack

# Bias-Temperature Instability (BTI)


Device stability during operation: key concern, particularly  $V_T$

$\text{Al}_2\text{O}_3/\text{AlGaIn}/\text{GaN}$




Lagger, IEDM 2012

$\text{SiN}/\text{AlGaIn}/\text{GaN}$



Zhang, SST 2014



$\text{HfO}_2/\text{AlGaIn}/\text{GaN}$



Winzer, PSSa 2016

# BTI in GaN MOSFETs

Simpler than MIS-HEMTs: single GaN/oxide interface



- Industrial prototype devices
- Gate dielectric: SiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> (EOT=40 nm)


Guo, IRPS 2015

Guo, IRPS 2016

Guo, TED 2017

# Experimental methodology


Constant- $V_{GS}$ , stress-interrupt experiments at RT:



Guo, TED 2017

1. **Device initialization** through thermal detrapping step  
Minor impact:  $\Delta V_T < 20$  mV,  $\Delta S < 30$  mV/dec
2. **Stress and characterization**: measure  $V_T$ , peak  $g_m$ ,  $S$  at  $V_{DS}=0.1$  V  
After 50 characterization runs:  $\Delta V_T < 10$  mV,  $\Delta g_m < 0.02$  mS/mm,  $\Delta S < 15$  mV/dec
3. **Recovery phase** with terminals grounded and periodic characterization
4. **Final thermal detrapping**

# Threshold voltage evolution




- PBTI:  $V_{GS, stress} > 0 \rightarrow \Delta V_T > 0$
- NBTI:  $V_{GS, stress} < 0 \rightarrow \Delta V_T < 0$
- $|\Delta V_T|$  increases with stress voltage and time
- Fully recoverable  $\rightarrow$  no defect generation

Guo, TED 2017




# Transconductance evolution



- PBTI:  $V_{GS, stress} > 0 \rightarrow g_{m,max} \downarrow$
- NBTI:  $V_{GS, stress} < 0 \rightarrow g_{m,max} \uparrow$
- $|\Delta g_m|$  increases with stress voltage and time
- Fully recoverable  $\rightarrow$  no defect generation

Guo, TED 2017


# Subthreshold swing evolution



Guo, TED 2017

- PBTI:  $V_{GS, stress} > 0 \rightarrow S$  unchanged
- NBTI:  $V_{GS, stress} < 0 \rightarrow S$  unchanged
- No interface state generation

# Correlation between $\Delta V_T$ and $\Delta g_m$





Guo, TED 2017




- Good correlation between PBTI and NBTI during stress and recovery
- One physical mechanism, fully reversible

# Functional dependence of $V_T$

$V_T$  well described by *power-law function*:




$$\Delta V_T \propto (V_{GS, stress} - V_{T0})^\gamma t_{stress}^n$$




Guo, TED 2017

Consistent with electron trapping/detrapping in oxide


# PBTI/NBTI: Recoverable electron trapping/detrapping in oxide




# PBTI/NBTI: Recoverable electron trapping/detrapping in oxide



# PBTI/NBTI: Recoverable electron trapping/detrapping in oxide




# PBTI/NBTI: Recoverable electron trapping/detrapping in oxide









# PBTI/NBTI: Recoverable electron trapping/detrapping in oxide




# PBTI in HfO<sub>2</sub>/InGaAs system




# Oxide trapping in other high-k/MOS systems

Al<sub>2</sub>O<sub>3</sub>/Si




# Oxide trapping in other high-k/MOS systems

Al<sub>2</sub>O<sub>3</sub>/Si




HfO<sub>2</sub>/Si




# Oxide trapping in other high-k/MOS systems



Al<sub>2</sub>O<sub>3</sub>/Si



Al<sub>2</sub>O<sub>3</sub>/InGaAs



HfO<sub>2</sub>/Si




Zafar, TDMR 2005


Franco, IRPS 2014

# Oxide trapping in other high-k/MOS systems


Al<sub>2</sub>O<sub>3</sub>/Si



Al<sub>2</sub>O<sub>3</sub>/InGaAs




HfO<sub>2</sub>/Ge




Wu, IEDM 2005

HfO<sub>2</sub>/Si




Zafar, TDMR 2005




Franco, IRPS 2014

# Oxide trapping in other high-k/MOS systems


Al<sub>2</sub>O<sub>3</sub>/Si



Al<sub>2</sub>O<sub>3</sub>/InGaAs




HfO<sub>2</sub>/Ge




Wu, IEDM 2005


HfO<sub>2</sub>/Si



Zafar, TDMR 2005



Franco, IRPS 2014




Franco, IEDM 2017


# What are these defects?

Prime suspect: O vacancies

Formation energy of O vacancies:



$\text{Al}_2\text{O}_3/\text{GaN}$  band alignment:



Liu, APL 2010


Defect states in  $\text{Al}_2\text{O}_3$  right above conduction band edge of GaN



# What are these defects?


Prime suspect: O vacancies

Formation energy of O vacancies:



Liu, APL 2010

$\text{Al}_2\text{O}_3/\text{GaN}$  band alignment:




Defect states smear into bands in amorphous material

# How to mitigate?

**How to mitigate? Look at CMOS literature**


# How to mitigate? Look at CMOS literature




AC BTI more benign

Krishnan, IRPS 2012


# How to mitigate? Look at CMOS literature




AC BTI more benign  
Krishnan, IRPS 2012




Introduce SiON interfacial layer  
Cartier, IEDM 2011




# How to mitigate? Look at CMOS literature



AC BTI more benign  
Krishnan, IRPS 2012




Introduce SiON interfacial layer  
Cartier, IEDM 2011




Reduce high-k thickness  
Cartier, IEDM 2011


# How to mitigate? Look at CMOS literature




AC BTI more benign  
Krishnan, IRPS 2012



Introduce SiON interfacial layer  
Cartier, IEDM 2011




Reduce high-k thickness  
Cartier, IEDM 2011




Short, high-T anneal  
Franco, IRPS 2017


# How to mitigate? Look at CMOS literature




AC BTI more benign  
Krishnan, IRPS 2012




Introduce SiON interfacial layer  
Cartier, IEDM 2011



Reduce high-k thickness  
Cartier, IEDM 2011




Short, high-T anneal  
Franco, IRPS 2017




LaSiO interlayer  
Franco, IRPS 2017




# How to mitigate? Look at CMOS literature




AC BTI more benign  
Krishnan, IRPS 2012




Introduce SiON interfacial layer  
Cartier, IEDM 2011




Reduce high-k thickness  
Cartier, IEDM 2011



Short, high-T anneal  
Franco, IRPS 2017




LaSiO interlayer  
Franco, IRPS 2017



Reduce I\_G  
Krishnan, IRPS 2012

# NBTI under harsher stress

High-voltage and high-temperature stress:





Guo, IRPS 2016

- Three regimes: Negative  $\Delta V_T \rightarrow$  positive  $\Delta V_T \rightarrow$  negative  $\Delta V_T$
- Permanent negative  $\Delta V_T$  after final thermal detrapping

# NBTI under harsher stress

High-voltage and high-temperature stress:





Guo, IRPS 2016


- Three regimes: Negative  $\Delta V_T \rightarrow$  positive  $\Delta V_T \rightarrow$  negative  $\Delta V_T$
- Permanent negative  $\Delta V_T$  after final thermal detrapping

# NBTI under harsher stress

High-voltage and high-temperature stress:



Interface trap formation (permanent)



Guo, IRPS 2016

- Three regimes: Negative  $\Delta V_T \rightarrow$  positive  $\Delta V_T \rightarrow$  negative  $\Delta V_T$
- Permanent negative  $\Delta V_T$  after final thermal detrapping

# Conclusions

- PBTI and NBTI (benign stress):
  - recoverable  $\Delta V_T$ ,  $\Delta g_m$  due to electron trapping/detrapping in pre-existing oxide traps
  - Experimental observations well described by oxide trapping model
- Many avenues for mitigation → study Si high-k/MOS literature
- New degradation physics under harsher stress (NBTI):
  - recoverable  $\Delta V_T > 0$ ,  $\Delta S$  due to electron trapping in substrate
  - non-recoverable  $\Delta V_T < 0$ ,  $\Delta g_m$ ,  $\Delta S$  due to interface state formation